Highly n-doped silicon nanowires (SiNWs) have been grown by a chemical vapor deposition process and have been investigated as possible electrodes for electrochemical capacitors (ECs) micro-devices. Their performances have been compared to existing literature on the field, which shows the use of SiNWs fabricated via different techniques, SiC coated SiNWs and porous silicon layers. The double layer capacitance of n-doped silicon wafer is ≈6 µF cm −2 in standard organic electrolyte, and this value can be increased by nanostructuration of SiNWs up to 440 µF cm −2 by tuning deposition parameters. Similar values are found in the literature. Symmetrical microdevices based on two identical SiNWs electrodes can be operated in organic based electrolytes within a 1.2 V voltage window. The devices show excellent cycling efficiency over more than 2000 cycles, with capacitance value of 51 µF cm −2 and an energy density of 10 nWh cm −2 (37 µJ cm
Introduction
Materials for electrochemical capacitors (ECs) so-called supercapacitors, are a growing field of interest since many applications are requiring fast rechargeable electrochemical devices which can last for more than 1,000,000 cycles. 1 This is true for large scale devices such as Start & Stop system in cars, energy recovery devices implemented on harbor cranes or load-leveling systems in tramways & trains. 2 There is also a need of energy storage systems in small integrated devices that can be operated with sensors, radiofrequency identification tags (RFIDs) or microelectromechanical systems (MEMS). 3 Materials used in ECs can be divided in two categories, namely (i) those exhibiting electrochemical double layer capacitance and (ii) those exhibiting pseudocapacitive behavior. Electrochemical double layer capacitors (EDLCs) have a major advantage over pseudocapacitive materials which is the capacitive nature (major phenomenon) of charge storage. As a consequence, the surface of the electrodes is only poorly affected by charge accumulation which in turns provides very high cycling ability as well as high power capability.
Carbon is almost the only material envisioned as possible electrode for EDLCs, its capacitance being mainly driven by surface area, pore size distribution and interaction with electrolyte. 4 Recently, silicon was evidenced as a possible EDLC material. 511 Indeed, no faradic reaction seems to take place upon charging or discharging silicon based electrodes in various electrolytes. The main drawback of silicon is the difficulty to scale up the synthesis of high surface area material that can be used in large scale devices. Subsequently, most of the studies on silicon electrodes focused on the use of nanostructured silicon based electrodes in microdevices. This is probably where the use of silicon is meaningful since silicon nanostructures can be directly deposited on silicon wafer which are the primary bricks of microelectronic devices. This is also a field where silicon can directly compete with carbon as electrode material for EDLCs. Indeed, unlike silicon which can be directly grown on silicon substrate, carbon electrodes need to be provided through other means such as inkjet printing, 12 even if some trials have been made in recent years to directly grow carbon electrodes on silicon wafer. 13 Silicon nanostructures, mostly silicon nanowires (SiNWs) have been used as substrates to deposit different electroactive materials such as NiO. 14, 15 In such case, the goal is to take advantage of the 1D nanostructure provided by SiNWs to provide a high surface expanding factor. EDLC electrodes based on SiNWs have also been characterized when coated with silicon carbide (SiC) 8 or gold.
of CVD Equipment Corporation) was operated at 600 or 650°C and 3 Torr total pressure. We used this temperature range for a good epitaxial growth with high growth rate (500650 nm min
¹1
). Si(111) wafers were used as growth substrates and cleaned by dipping in acetone and isopropyl alcohol and de-oxidation in HF 10%. Calibrated SiNWs were grown from gold colloids (BritishBioCell), with a 50200 nm º. Alternatively, an evaporated thin gold film (4 nm) could be used as catalyst. Hydrogen (H 2 ) was used as the carrier gas (1.9 standard liters per minute), while silane (SiH 4 ) was used as the Si precursor (2050 sccm, standard cubic centimeters, or 3080 mTorr for SiH 4 partial pressure). N-type doping was achieved by introducing PH 3 into the reactor, with P PH3 :P SiH4 ratio in the 10 ¹6 10 ¹2 range. N-type doping level was estimated to N d = 4.2 © 10 19 cm ¹3 according to resistivity measurements in four probes configuration. Depending on the experiment, an additional HCl flux could be introduced into the reactor (0100 sccm, or 0160 mTorr HCl partial pressure) to avoid gold pouring along them. Thus, very long nanowires with similar diameters from the bottom to the top can be obtained. 19 Scanning electron microscopy (SEM) images were obtained using a ZEISS ultrascan scanning electron microscope (SEM) equipped with an in lens secondary electron detector.
SiNWs electrochemical characterizations
All experiments were performed in a glove box at room temperature. The electrolyte was 1 M tetraethylammonium tetrafluoroborate (NEt 4 BF 4 , FlukaChemika) in propylene carbonate (PC, Sigma Aldrich). Both n-doped silicon wafer and N-SiNWs grown by the different techniques were directly used as the electrode. The electrochemical characterization was carried out in 3 electrode setup. The nanostructured side of the silicon is in contact with the electrolyte (S = 0.2 cm 2 ) while the back of the wafer is electronically connected to a stainless steel current collector. The reference electrode is an Ag/Ag + electrode and the counter electrode a Pt wire.
For symmetrical device evaluation, N-SiNWs electrodes were assembled by clamping together two silicon electrodes (S = 1 cm 2 ) separated by a glass fiber paper impregnated with the electrolyte as separator. Electrochemical instruments consisted of potentiostat/ galvanostat equipped with low current channels (VMP3 from Biologic monitored with EC-lab software). Figure 1 compared N-SiNWs grown with different methods. Gold catalyst nanoparticles can be homogeneously dispersed at the surface of silicon wafer using two methods as depicted in Fig. 1(a) . A 4 nm evaporated gold thin film can be deposited on the top of silicon wafer. Then the film is de-wetted by increasing the temperature and gold droplets that formed are used as catalysts for the growth of silicon nanowires. Figures 1(b) and 1(c) show SiNWs grown by this technique. When the thickness of SiNWs is kept within a reasonable limit (<10 µm), a close packed array of nanowires is observed [ Fig. 1(b) ] showing a sharp diameter distribution [centered at 50 nm, Fig. 1(b) ]. Growing longer nanowires [50 µm, Fig. 1(c) ] leads to disorderly arranged N-SiNWs with a diameter distribution ranging from 20 to 200 nm. Alternatively, the homogeneity of N-SiNWs in shape and diameter can be preserved even when growing longer nanowires by using the dispersion of calibrated gold colloids [ Fig. 1(d) ]. However in this case the growing method is detrimental to the density of N-SiNWs which is rather low (µ10 8 SiNWs cm Electrochemistry, 81(10), 777782 (2013) further SiC deposition 8 are produced via wet etching of p-type Si(100) substrates (15 m³ cm) using an oxidant/etchant bath of 20 mM AgNO 3 and 5 M HF, respectively, at the bath temperature of 50°C. These conditions result in nanowires with a diameter range of 20300 nm. 20 SiC was then deposited onto SiNW arrays using low pressure chemical vapor deposition (CVD) using 1,3-disilabutane (DSB) as the single source SiC precursor. 8, 21 Alternatively, Silicon carbide nanowires can be directly grown on n-doped 3C-SiC thin (2 mm) films on a Si(100) substrate with a SiO 2 (1.5 mm) isolation layer. 9 The 3C-SiC thin films are deposited in a low-pressure chemical vapor deposition (LPCVD) reactor, employing methylsilane as the precursor and in-situ doped using ammonia. 22 The SiC NWs are grown by a Ni-catalyzed CVD process similar to that previously reported. 23 Another method consists in using stainless steel substrates with 50 nm gold layers deposited on top, and put them inside a quartz tube in a tube furnace. 5 First, the substrates underwent a pre-growth step at 485°C for 30 min to break the gold film into nanoparticles. In the subsequent growth step, 2% silane (SiH 4 ) gas in argon is flown through the tube at 485°C for about 30 min at a rate of 50 sccm and constant pressure of 40 Torr. This growth process typically yields a SiNW mass of 0.51 mg cm
Results and Discussion
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¹2
. The specific surface area measured by BET method is about 20 m 2 g
¹1
. However, the authors succeeded in expanding this surface area by a factor of 5 using a lithium insertion/removal pre-treatment in lithium based electrolyte. For this purpose, the SiNWs electrode was first cycled five times vs. metallic lithium as counter electrode and 1 M LiPF 6 in a 1:1 mixture of ethylene carbonate (EC) and diethyl carbonate (DEC) as electrolyte. 5 Indeed such pre-treatment created a 1D porous nanostructure with uniform pore size distribution. There is no further indication whether the SiNWs are doped or not in order to improve electronic conductivity. The nanoporous SiNWs thus prepared are used directly as electrodes in EC micro-devices.
Porous silicon
Porous silicon (PSi) is a relatively high surface area material (600 m 2 cm ¹3 of actual material) which is produced by chemical or electrochemical etching of p-or n-type crystalline silicon. 10 Electrochemical etching is the more commonly employed method as it is quicker and more reliable. The etching solution is usually a mixture of hydrofluoric acid (HF) in ethanol or water. The concentration of the etching solution together with the anodization current density and the etching time govern the properties of the PSi layer. These properties include the porosity (i.e. the percentage coverage of pores over the wafer surface), the shape and the depth of the pores.
For example, macroporous silicon electrodes (MPSi) can be made in a HF-H 2 O solution added with a TritonX-100 surfactant from a p-type silicon wafer with a 3050 ³ cm resistivity and a (100) crystalline orientation. 11 This material is known to allow the production of very well oriented macropores with diameters in the range of 1 to 5 µm. 24 The electrodes are made by applying a constant current density of 58 mA cm ¹2 on 3.44 cm 2 surface samples with a 30 wt% HF solution, for different times in the range of 15 to 80 minutes. Such conditions lead to 43 µm deep macroporous layers with an average pore diameter of about 3 µm, after 1 hour. The estimated porosity is about 36%.
Based on 600 m 2 cm ¹3 surface area and a porosity of 36%, the estimated specific surface area can reach up to 400 m 2 g ¹1 which is quite impressive and nearly on order of magnitude above SiNWs 50 nm º that only show 34 m 2 g ¹1 .
3.4 Electrochemical characterization of silicon nanowires (SiNWs) and macroporous silicon (MPSi). N-SiNWs electrodes grown by our deposition processes were first characterized in a 3 electrode cell using standard organic based Figure 2 (a) depicts the CV of a n-doped silicon wafer. The quasi-rectangular shape of the CV and the linear dependence of current with the scan rate (not shown here) as observed in a previous study 6 seem to indicate that the charge storage mechanism is purely capacitive and not pseudocapacitive as observed for some oxides 25 or nitrides 26, 27 thin films. Indeed, the computed capacitance value is quite small for the silicon wafer (6 µF cm ¹2 ), in good agreement with capacitance reported for carbon based electrodes.
1 N-doped SiNWs grown by gold colloids exhibit a significant increase in current density, i.e. in capacitance when the same geometric surface of electrode is investigated [Figs. 2(b) and 2(c)]. From a theoretical point of view, the use of 5 µm long NWs, 50 nm º with a density of µ10 8 NWs cm ¹2 should lead to an increase of the surface area by a factor of µ2. A capacitance of 26 µF cm ¹2 is measured for such electrode thus suggesting a surface ratio of 4.5 [ Fig. 2(b) ]. The origin of this discrepancy is mainly due to the lack of accuracy on the estimation of SiNWs density on the surface of the silicon wafer as well as the dispersion of length and diameter of SiNWs. However, this demonstrates that the surface capacitance of n-doped silicon electrodes can be enhanced by growing N-SiNWs, in the same way as the capacitance of carbons can be increased by tuning their pore size distribution and their specific surface area. Further improvement in the surface capacitance can be made by increasing the length of nanowires as depicted in Fig. 2(c) . While keeping the same diameter (50 nm), an increase from 5 up to 20 µm in the length of N-SiNWs also results in an increase by a factor of 4 of the capacitance (26 to 105 µF cm ¹2 ). The use of de-wetted gold nanolayer as catalyst significantly improves the density of N-SiNWs on the surface of silicon wafer, from µ10 8 up to 3 © 10 9 NWs cm ¹2 ( Fig. 1) . 5 µm thick N-SiNWs grown by this method exhibit a capacitance value of 106 µF cm
¹2
, which is equivalent to the capacitance of SiNWs 20 µm in length grown by gold colloids. Increasing the length of N-SiNWs (up to 50 µm) grown by dewetted gold nanolayer leads to an even more disordered nanostructure [ Fig. 1(c) ]. Due to the wider diameter distribution, to longer SiNWs, and to a higher density of N-SiNWs on the surface [ Fig. 1(c) ], a value of 440 µF cm ¹2 is obtained. The different capacitance values for SiNWs electrodes measured in 3 electrode cell configuration are summarized in Table 1 . It is quite difficult to compare the values measured on N-SiNWs to existing literature. Probably due to the low intrinsic double layer Electrochemistry, 81(10), 777782 (2013) capacitance of silicon and to the use of poorly doped silicon, most of the authors have chosen not to use directly SiNWs as electrode but rather to use them as 1D substrates to grow other electrode materials on their surface: SiC, 8 gold 11 or NiO. 14, 15 Moreover, the data on pristine silicon are only reported for devices and not for single electrode measurement in a standard 3 electrode cell. 5, 10, 11 The only indication found in the literature about the investigation of SiNWs electrode mentioned that they are anodized at potentials above +0.4 V vs. Ag/AgCl in 1 M KCl aqueous electrolyte. 8 Unlike SiNWs, silicon carbide nanowires (SiCNWs) can sustain long term cycling test in 3.5 M KCl aqueous electrolyte within a potential window of ¹0.2 to +0.6 V vs. Ag/AgCl. 8 The effect of the 1D nanostructuration is easily demonstrated since 6 µm thick SiCNWs exhibit 38 times more capacitance (240 µF cm ¹2 ) than SiC thin film alone. It can be noted that the double layer capacitance (DLC) of SiC thin film is subsequently 6 µF cm
, which is the value measured for n-doped bulk Si wafer. Increasing the length of SiNWs to 32 µm leads to an increase of the capacitance up to 1700 µF cm ¹2 (Table 1) . 8 Despite similar capacitance values for bulk materials, SiCNWs exhibit some superiority in terms of capacitance compared to SiNWs (Table 1) . 9 Indeed, 6 µm length SiCNWs show nearly 10 times more capacitance than 5 µm length SiNWs. Such higher capacitance can originate from two main differences: (i) SiCNWs were operated in aqueous electrolytes which usually provide higher double layer capacitance values than organic based electrolyte in which SiNWs were tested, and (ii) the synthesis methods differ significantly so that the surface enhancement factor might not be identical in all cases. Indeed, the etching of p-type silicon substrate leads to very dense layers of SiNWs that are further covered by SiC. 8 Thus it is possible to adapt the nanostructuration of SiNWs in order to improve the surface enhancement factor which in turns provides more surface capacitance to the electrode. Subsequently, symmetrical EC microdevices were assembled with our N-SiNWs and compared to similar devices shown in the literature.
Assembly of silicon based EC micro devices
The literature on silicon based micro-supercapacitors is more prolific than single electrode characterization. The second part of Table 1 summarized the different devices that have been assembled and evaluated.
The most amazing performance were reported for porous SiNWs prepared by the peculiar method described in Cui's paper. 5 The device assembled with two symmetrical pristine SiNWs exhibits a BET surface area of 20 m 2 g ¹1 with a specific capacitance of 20 F g
¹1
. For a single electrode, the capacitance should be 4 © 20 F g ¹1 = 80 F g
. This translates into a double layer capacitance of 400 µF cm
¹2
, which is 80 times higher than that measured for , it seems that the length of SiNWs reaches 30 µm which is comparable to the NSiNWs grown within the framework of this study. In our case for disordered N-SiNWs 50 µm in length, 20200 nm º, the highest capacitance values for the device is 51 µF cm
. Thus, the unusually high reported capacitance values reported by Cui et al. 5 probably originates from some extra phenomenon. One possible explanation is the presence of surface species created upon lithium pre-treatment that could generate pseudocapacitance and subsequently boost the apparent capacitance measured for this device. It can also be noted that the wide voltage operating window (2.5 V) is not reported in other studies when devices are operated in NEt 4 BF 4 in PC, which also suggests that the surface of lithium pre-treated SiNWs is different than pristine SiNWs.
Apart from this peculiar device, the other devices reported in the literature range from 3 up to 320 µF cm ¹2 . The cell voltage is limited to 1.2 V as a maximum since silicon electrodes are etched when operated at too high potentials (Fig. 3, insert) . As can be seen from Table 1 , the capacitance of devices operated in organic electrolyte (NEt 4 BF 4 in PC) seems to be proportional to the surface area developed by nanostructuration, either for porous silicon electrode or N-SiNWs. For some unknown reason, MPSi based device is operated in a narrow voltage range (0 to 0.5 V) which drastically limits the energy density of the micro-device. Despite a lower specific capacitance, N-SiNWs based device which is operated in a 1.2 V voltage window exhibits a higher specific energy (10 nWh cm ¹2 , i.e. 37 µJ cm
). Galvanostatic charge/discharge behavior is depicted in the insert of Fig. 3 .
Finally, the MPSi based micro-devices were operated in acidic electrolyte but need to be covered by a gold layer otherwise only poor capacitances are measured. It must be noted that the reported data for these devices were obtained from electrochemical impedance spectroscopy measurements but there is no indication on the useful cell voltage that can be envisioned in aqueous electrolyte.
Long term cycling ability of silicon based electrodes or EC microdevices is not often shown in the literature (see Table 1 ). Only SiCNWs have demonstrated very high cycling efficiency with only 3% loss after 2 © 10 5 cycles. In the case of N-SiNWs, they can be operated within a EC micro device over more than 2 © 10 3 cycles with only 5.6% drop in capacitance, most of which is occurring upon the first 400 cycles.
Conclusion
Literature survey of silicon based electrodes for EDLC applications evidences that (i) highly n-doped silicon exhibits low EDLC capacitance value (µ6 µF cm ¹2 ), (ii) the increase in capacitance can be achieved by increasing the surface using NSiNWs structuration and it is directly linked to the surface enhancement factor and (iii) several strategies are efficient to grow SiNWs with significant surface capacitance (440 µF cm ¹2 ) directly on doped silicon substrate which is interesting for assembling ECs microdevices. SiCNWs also present an interesting alternative to SiNWs due to their higher capacitance in mild aqueous electrolyte but this need to be confirmed in standard organic based electrolyte.
Symmetrical microdevices based on two identical silicon based electrodes can be operated in organic based electrolytes with 1.2 V voltage window. By tuning the electrode nanostructuration, the device's capacitance can be enhanced up to 51 µF cm
¹2
, thus retaining an energy density of 10 nWh cm ¹2 (37 µJ cm
). The devices show excellent cycling efficiency over more than 2000 cycles. These values could be improved by increasing the surface enhancement factor. This is the topic of our current research which aims at growing silicon nanotrees with improved surface capacitance. Another way to improve the energy density is the use of ionic liquids which can help to further enlarge the operating electrochemical window. Finally, SiNWs microdevices show up to 2 © 10 3 cycles which is quite promising for long term cycling efficiency that will have to be evidenced in the future on longer cycle life. 
